Abstract -We present the theoretical analysis and experimental performance results of a direct interface for capacitive sensors based on the charge transfer method when parasitic capacitances are included. The interface circuit implements a two-point calibration technique that makes measurement results independentfrom voltage-and temperature-dependent parameters.
I. INTRODUCTION
In recent years, some interface circuits for capacitive sensors have been implemented where the sensor is directly connected to a microcontroller (MCU). The MCU performs the capacitance-to-digital conversion without any external circuit for signal conditioning or analog-to-digital voltage conversion. Hence, these interface circuits are compact and inexpensive.
Direct capacitance-to-digital conversion relies on voltage comparison and timing. Reverter et al. [1] implemented a direct interface circuit based on measuring the discharging time of an RC circuit that included the capacitive sensor. For a measurement range from 10 pF to 100 pF, the measurement deviation was below 1.5 00 FSR. Nevertheless, to obtain the best speed-resolution trade-off when measuring in the picofarad range, they required a resistor larger than 10 NM, which increased the sensitivity to noise and external interference. Hence, capacitive sensors with large electrodes cannot be easily measured with this method.
Dietz et al. [2] proposed an alternative circuit based on the charge transfer method, where the unknown capacitance is calculated by counting the number of charge transfer cycles needed to charge a reference capacitor to a threshold voltage via the capacitive sensor. In contrast with [1] , the interface circuit did not include any resistor, so its susceptibility to noise and external interference should be lower. However, no quantitative information about circuit performance was provided.
Blake et al. [3] implemented a direct interface circuit that combined both techniques: the unknown capacitance was measured by the charge transfer method, and the circuit was calibrated by an RC network with a known R. For capacitances below 300 pF, the measurement deviation was less than 10 00 FSR.
Whatever the method, direct interface circuits for capacitive sensors are sensitivity to parasitic capacitances, which increases the measurement uncertainty especially when measuring in the picofarad range. These parasitic capacitances mainly depend on the layout on the printed circuit board and on the wiring between sensor and the microcontroller, and their effects can be reduced by calibration [1] .
This paper presents the theoretical analysis and experimental performance results of the direct interface circuit proposed in [2] , when measuring in the range from 10 pF to 1 nF with a two-point calibration technique [4] , and the effects of parasitic capacitance are included.
II. INTERFACE CIRCUIT DESCRIPTION
A. Operating principle Figure 1 shows the operating principle for capacitance measurement based on the charge transfer method. It can be analyzed as a switched capacitor RC circuit [5] where Cx is the unknown capacitance, C> is the reference capacitance, and Vs the source voltage. All of them are assumed to be constant. Figure 2 shows the interface circuit proposed in [2] plus parasitic capacitances to ground Cpo and Cp1. C, is the capacitance to be measured; Cr is the reference capacitor; Cpo and Cp1 model the parasitic capacitances from nodes 0 and 1 to ground, respectively; ROL and ROH model the channel resistance of the transistor of the output buffer when it provides a digital "0" and a digital "1", respectively; the values of this resistances can be assumed constant whenever the transistor works in its ohmic region [6] . VOL and VOH are the output voltage levels when it provides a digital "0" and a digital "1" respectively.
From the operating principle explained in the Section II.A, the measurement method involves three stages: reset (only at the beginning of the measurement), charging, and transferring. During the resetting stage (Fig. 2a) , pins 0 and 1 are set as an output that provides a digital "0" and Cr is discharged towards VOL through ROL. Hence, Vr[O] z 0. During the charging stage (Fig. 2b) , pin 0 provides a digital "1" and pin 1 is set as an input (high-impedance input Zj).
Therefore, Cx is charged towards VOH through ROH. Also Cr is slightly charged towards VOH due to Cp1. During the transferring stage (Fig. 2c) 
III. MATERIALS AND METHOD
The circuit interface proposed in Fig. 3 has been implemented by using a PIC 16F84A MCU, operating at 4 MHz in crystal oscillator mode. The function ofpins 0, 1, 2, 3 and 4 were implemented by pins RBO, RB1, RB3, RB4 and RB7 respectively. The control program was written in assembler language. The instruction cycle time was 1 s, one-fourth of the main oscillation period. The proposed interface circuit was applied to measure capacitors from 10 pF to 1 nF. All of them were ceramic capacitors with 10 00 tolerance. C, was 1 &F ± 0.1 pIF with metallized polyester dielectric. Actual C, and Cr values were measured by an impedance analyzer (Agilent 4294A) connected to a test fixture (Agilent 16047E). The basic uncertainty of the impedance analyzer is below 1 00 in the measurement range from 10 pF to 1 nF, when measuring at 100 kHz and 0.5 V (rms oscillator output level) [8] . TD, Tc and TR were calculated via ROL and ROH for pins RBO, RB1, RB3, RB4, and RB7, which were indirectly measured by the voltage-divider technique describe in [6] .
The interface circuit was evaluated for two measurement sub-ranges: from 10 pF to 100 pF, and from 100 pF to 1 nF.
For Ccl and C,2 we selected the end values of each sub-range. For each capacitor Cx, Ccl, and C,2, the MCU consecutively measured Nx, NC1, and NC2 100 times. The values obtained were sent to a personal computer via a serial link (EIA-232) implemented with a MAX233 under LabVIEW control. Then, 100 values of Cx were calculated by applying (8) and its mean value was calculated. The measurement accuracy was evaluated as the deviation of the mean value from the actual value.
To design the circuit interface the following guidelines were followed:
1.To avoid large parasitic capacitances, Cx, Ccl and C,2 were placed as close as feasible to the MCU. 2.To reduce the effects of external interference, the unused I/0 pins of the MCU were configured as inputs and connected to ground. Further, the printed circuit board did not have any ground plane. 3 .To reduce the effects of power supply noise, the MCU and MAX233 were supplied by two independent voltage regulators (LM7805). Moreover, a decoupling capacitor Cd = 100 nF was connected between the MCU power supply pin and ground [6] .
Nc -Nc2 (8) IV. EXPERIMENTAL RESULTS AND DISCUSSION
The interface circuit in Fig. 3 [7] . Tc and TR were selected 5 [ts and 25 ts, respectively, by considering the minimal number of instructions to execute at each stage. Figure 4 shows the measurement deviation achieved for each of the ten measured capacitors, which is below 1 %FSR for 10 pF < Cx < 
